

FIG. 1




FIG. 2

Serial No.: 10/786,249 DABI DABO **Buffer State** 100a FIFO State PDMA 0 202a -204a **BREQ** Channel Register RG WR01 Control **FIFO** File **MREQ** Logic CS01 A01M01 C01 200a -100h CTL01 TO MUX PDMA 7 202h -**BREQ** Channel Register Control **FIFO MREQ** File Logic CS01 A01M01 C01 200h · 204h -DCBI DCBO-CTL01 TO MUX -DEBI DEBO-102a **MDMA** 212-DST 0 Channel MREQ Register Control **FIFO** File Logic CS01 A01M01 C01 210 214 104a RG RD01 CTL01 TO MUX 224 -220

FIG. 3

Channel

Control

Logic

MREQ

Buffer

State

MDMA SRC 0

RG RD02


Register

File

CS02 A02 M02 C02

RG WR02


DMA CONTROLLER FOR DIGITAL SIGNAL PROCESSORS John A. Hayden Serial No.: 10/786,249




110~ 114 310-1300 A01 Al1 MO1 i -302 CO1 | CI1 RG RD01 304 312 REG01 CS01 342 **PAB** Address Computation 01 RI **DCBI** DEBI 112 340 330 320 A0<u>2</u> Al2 MO2 322 CO2 CI2 RG RD02-324 332 REG02 CS02 Address Computation 02 Register Write

FIG. 5

John A. Hayden Serial No.: 10/786,249



DMA CONTROLLER FOR DIGITAL SIGNAL PROCESSORS John A. Hayden Serial No.: 10/786,249







FIG. 7B



John A. Hayden Serial No.: 10/786,249





FIG. 9

DMA CONTROLLER FOR DIGITAL SIGNAL PROCESSORS John A. Hayden






FIG. 11